dynamic opcode groupsizing

a simple VLIW processing core mostly for fun

see ./about.pdf for more information

Name		Name	Last commit message	Last commit date
Latest commit History 90 Commits
incl		incl
pnr		pnr
rpt		rpt
rtl		rtl
sim		sim
synth		synth
vsisa		vsisa
.gitignore		.gitignore
README.org		README.org
about.pdf		about.pdf
build.sh		build.sh
flake.lock		flake.lock
flake.nix		flake.nix
flist.f		flist.f
generate_inputs.py		generate_inputs.py
generate_prime_factorization.py		generate_prime_factorization.py

Navigation Menu