Skip to content
 
 

Latest commit

 

History

1 Commit

Folders and files

NameName
Last commit message
Last commit date
 
 

About

adds specified pins in top level module header but also in each verilog module called in the verilog netlist so then you can import the netlist as schematic in Cadence or any other tool

Stars

0 stars

Watchers

0 watching

Forks

Releases

Packages

Contributors

Languages